Abstract. The paper contains analysis of power factor correction circuits that is made in the context of elaboration of uninterruptable power supply system. Various correctors have been estimated analytically, by means of simulation and experimentally. The most significant attention has been paid to the efficiency of the analyzed converters and their compatibility with modular approach to development of power converters.
I. INTRODUCTION
The proposed uninterruptable power supply system (UPSS) provides a stable electrical supply for its load not only from the mains or traditional energy storage -battery, but also from alternative/extra energy resources like solar panels, fuel cells or diesel-generator. In case of higher power demand (that is usually temporary) UPSS may supply the load also from a supercapacitor.
In order to get the maximum power from diesel-generator it is very important to load it with sinusoidal current with no phase shift. The same can be applied to the mains -its current must be sinusoidal and purely active. To resolve the problem of non-sinusoidal current an active rectifier with power factor correction (PFC) must be used. This paper contains the analysis of efficiency of various PFC circuits.
There are several commonly used topologies of PFC circuits. Although they are quite different they contain similar blocks of the transistors and/or diodes connected in series. This makes a modular approach described, for example, in [1] possible. The described modules include transistors (connected as a half-bridge), their transistor drivers, circuits for voltage/current measurements and interface for control equipment. The utilized system developed in Riga Technical University is similar, but has some significant differences [2] : -modules include 2 DC-link capacitors connected in series ( Fig. 1-a) that allow testing half-bridge PFC circuits with DC-link voltage up to 800V; One of capacitors can be shunted if not necessary in the particular configuration;
-they provide voltage measurements on both DC-link capacitors, helping to avoid voltage unbalance;
-they have optical control interface, to maximize control device safety and control signal noise immunity;
-they have liquid cooling system that allow to minimize volume of primary heat sinks.
For the given research the modules have been reconfigured so that ( Fig. 1-b The modules can be controlled from ezDSP kit (with TI's TMS320 DSP) or dSpace DS1103 debugging hardware or from any other control equipment via the corresponding adaptor. However, the microprocessor training kit available in the lab (with MCU MSP430) that has been utilized for the purpose of initial debugging is directly compatible with the modules. The dSpace control solution is preferable because it offers excellent compatibility with Matlab-Simulink models that fasten the debugging process.
II. SIMULATION OF PFC CONVERTERS
The initial estimation of PFC converters was made by means of the simulation in Matlab-Simulink. For the faster transfer from a model to control solution the models have topology of the power modules. For this reason the MatlabSimulink models consist of the same 3 subsystems: power converter, measurement board and control system. Driver board is omitted in the model because power switches in Matlab-Simulink model can be driven directly by logical elements. Depending on the modeled PFC circuit the model of its power board consists of one or more half-bridges, 1 or 2 DClink capacitors, input inductor, AC voltage source and resistive load. Besides that voltage dividers for voltage measurement are also installed in the power board.
The model of the measurement boards consist of the transfer function of isolation amplifier HCPL-7400 and Hall sensor LEM LTS-15. These elements ensure the same voltage levels as the real feedbacks in the experimental PFC converters. The transfer functions are composed as proportional elements.
The control board represents the control core composed of Matlab-Simulink blocks. During the experiments it is converted into the executable program for dSpace DS1103 module.
A. Single-phase boost PFC converter
The power board subsystem of Matlab-simulink model for this converter is shown in Fig. 3 . Internal Matlab models of elements are used. However, their parameters (inductance/internal resistance of the coil, capacitance/ESR of capacitor, voltage drop/dynamic resistance and the other parameters of power semiconductors, the resistors of the dividers etc.) are chosen in correspondence with the real elements of the modular converter. This is the most popular topology (Fig. 2 -here and below elements of the 1st module are dashed, 2nd -light grey, 3rd -dark grey while 4th -black) utilized as a part of high power factor rectifiers in power supplies and electric drives.
The line current simultaneously flows through three semiconductors that is the most significant disadvantage of this PFC. For this reason the overall efficiency of such converters is smaller than with the other topologies. Line diodes (D1x and D2x) can be of low recovery capabilities while boost diode D31 must be fast.
The utilized power modules are of half-bridge topology that includes 2 diode/transistor modules connected in series and 2 capacitors also in series connection with the total maximal voltage of 1000V. In the case of boost PFC rectifier only one transistor is required, but the maximal voltage of DC-link capacitor is 450V. That is why the module has been reconfigured: its upper transistor is switched off all the time, while the lower capacitor (C2) is replaced with 0Ohm shunt resistance (in reality it is a 4 cm long piece of wire). Therefore there is no capacitor's midpoint that gives few advantages: the equivalent capacitance is two times higher and the voltage meter V3 can be used more easily for input voltage measurement.
In the model (Fig. 3) voltage meter U1 and current meter I1 are used only for calculation of input active and reactive power. In a similar way voltage meters "Load I" and "Load U" are utilized to find the output power. These parameters ("Input active power" and "Load power") together allow evaluation of the efficiency of the converter. The control circuit of boost PFC is given in Fig. 4 . It is based on a typical reference follower included in a closed loop (for DC voltage).
B. Single-phase boost interleaved PFC converter
This topology is similar to previous, but it has 2 boost stages (Fig. 5 ) that are controlled by shifted signals with equal duty cycle (Fig. 6 ). This control algorithm gives current ripple in inductors also with shift. Due to that total input current has smaller ripple than in each individual inductor. At the moment when duty cycle is 50%, the ripple of currents are shifted exactly by the half of modulation period. In the resulting current this ripple is, therefore, compensated and the total input current is without any ripple. 
C. Bridgeless single-phase PFC converters
The main advantage of the described circuits is absence of the diode bridge (Fig. 7 to Fig. 9 ). That is why the line current simultaneously flows through 2 semiconductor switches that ensure higher efficiency of the converter. All these topologies are mostly similar and have equal parameters of their elements at the same power. PFC converters in Fig. 7 and Fig. 8 are just simplified versions of single-phase full bridge converter. However both these topologies are unidirectional while the full bridge converter can operate also as an inverter.
The basic bridgeless PFC converter (Fig. 7) can be controlled in similar way as boost PFC converter (Fig. 4) . Both switches can be controlled by the same signal and in real converter they can be driven even by the same driver.
The bridgeless totem-pole PFC converter (Fig. 8 ) includes transistors forming a complete transistor leg that have to be controlled by different drivers and different signals (Fig. 10) . Each of these transistors operates only within one half-wave.
The full transistor bridge PFC converter (Fig. 9) is the most versatile circuit. For unidirectional power flow it can be controlled like two previous circuits (Fig. 4 and Fig. 10 ). However, if the power flow is bidirectional it is necessary to control all 4 switches (Fig. 11) .
Modular test bench for the testing of the described converters is the same and consist of 2 modules. Due to that the power subsystem of Matlab-Simulink model also consists of 2 transistor legs (Fig. 12) . In the bridgeless PFC converter (Fig. 7) only transistors of IGBT1 and IGBT2 packages are driven while the reverse diodes of IGBT3 and IGBT4 operate as boost diodes. 
D. Single-phase half-bridge converter
The main advantage of the half-bridge converter (Fig. 13 ) is an extremely small number of semiconductor switches (only 1) in the line current path that leads to higher efficiency. The half-bridge also allows compensation of reactive power and ensures bi-directional power flow. The main drawback of this converter is 2 times higher voltage across its DC-link.
The power circuit subsystem of the Simulink model of the half-bridge PFC is shown in Fig. 14 . Unlike the most of previously mentioned PFC converters this circuit utilizes both DC-link capacitors.
Control algorithm is similar to that of bridgeless totem rectifier topology (Fig. 10) . However, for bidirectional power flow it has to be controlled like full-bridge converter. 
III. SIMULATION RESULTS
All the above described converters were simulated at 25% and 75% of the rated power of 4400W (that gives values of 1100W and 3300W). The obtained simulation results (Table I) show that at all loads all converters ensures the efficiency higher than 96%. The corresponding THD depends on the output power and, most likely, is defined by the distortions at switching frequency. The topology of PFC has very little effect on THD (except, of course, interleaved circuit). Table II reveals also the operation of the half-bridge and full-bridge PFC as reactive power compensators. Other advantages and disadvantages of the described circuits are compared in Table  III . The obtained information proves the functionality of all discussed circuits and lead to the conclusion that no preferences can be made after the simulation. 
Since the simulation of PFC circuits could not define the final choice of PFC circuit the above described converters have been tested experimentally. This testing (like the simulation) has been provided at 25% and 75% of nominal output power. An example of the measured curves (the input current and voltage of the boost PFC) is given Fig. 15 . The current is quite sinusoidal -current THD is 7% at low load and 2% at high load. Other results obtained for all the discussed converters at 25% and 75% of power are listed in Table IV . The experiments were conducted with standard electrical grid (220-230V) on the input and with purely active load (laboratory rheostats) attached to DC-link. The voltage across DC-link during the experiments was kept at the level of 750V for the half-bridge PFC and at the level of 375V for all other circuits. The accuracy of measurement equipment was 0.5-2%. For this reason the calculated efficiency is very approximate. The experiments with the basic bridgeless, bridgeless totempole and full-bridge PFC converters showed that they have high common-mode noise that influences the operation of control circuits. This noise has to be removed by additional filtering elements.
The experiments conducted with half-bridge PFC converter shows that it consumes very sinusoidal current (THD 4%) from the grid. However, in contrast to the corresponding simulation results these experiments show low efficiency. There are many possible reasons for this lower efficiency. One of them -increased switching losses of the utilized switches at chosen switching frequency (20kHz).
Experiments with the interleaved boost converter show that it has smaller than the common boost PFC current ripples on its input. However, some undiscovered problem leads to significant deviation of the input current appearing close to the amplitude value that makes the resulting THD much higher (up to THD=10%).
V. CONCLUSIONS
Six topologies of active PFC converter have been shortly described, simulated and tested experimentally.
Simulation shows that the bridgeless and half-bridge topologies have slightly higher efficiency and are good as PFC circuits that correspond to the initial analytical estimation. Both circuits at high power ensure input current with cos(f) near 1, THD near 3-5%. At low power this circuits ensure input current with cos(f) in range of 0.95-0.99 and THD in range of 20-40%.
The half-bridge and full-bridge topologies allow ensures not only power factor correction but also consuming of reactive power of both types (capacitive/inductive). This phenomenon can be used to compensate the reactive power of other devices connected to the same grid.
Experimental result shows also that bridgeless topologies have very high common-mode noise and need to be improved. The reason of increased common-mode noise has to be identified and removed. Fixing of this problem may lead to significant improvement of the results of the bridgeless topologies of PFC.
Interleaved boost converter has a big potential of improvement because of the compensation of the current ripple in parallel boost branches as it has been shown through simulation. This topology, however, requires some additional experimental investigation. The overall conclusion after the experiments gives the preference to the boost bridge topology due to its simple construction and control providing at the same time high efficiency and a rather small THD. Implementation of the other PFC rectifiers requires an advanced investigation of these converters.
